• 首页
• HFSS教程
• ADS教程
• CST教程
• 射频工程师培训
• 微波仪器操作培训
• 天线设计培训
• 射频专业基础课

Ansoft Designer / Ansys Designer 在线帮助文档：

Design Verification

Ansoft Designer® Design Verification provides an easy process for verifying common design rules by providing support for creating, checking, and fixing design layouts within a single tool. Design Verification (DV) uses rule sets and runs to define a particular check of the layout A rule set contains scripts that define the checks to be done, and a run defines the objects to be checked. A combination of a rule set and a run is used to perform the DV check. Each DV check has its own results that may be graphically viewed in the Layout Editor or exported to GDSII or to other formats. A text summary of the results is also available and can be viewed in the Layout Editor or exported to a file.

The topics for this section include:

Rule Checking

Design Verification Setup

Design Verification Runs

Defining Multiple Runs

Design Verification Results

Transferring Rule Sets

Design Verification Commands

                HFSS视频教程                                      ADS视频教程                               CST视频教程                           Ansoft Designer 中文教程

      Copyright © 2006 - 2013   微波EDA网, All Rights Reserved    业务联系：mweda@163.com