![]() ![]() ![]() ![]() ![]() |
|
微波射频仿真设计 |
|
首页 >> Ansoft Designer >> Ansoft Designer在线帮助文档 |
System Simulator > Voltage Probe (VP)
![]()
Notes1. This probe assumes an infinite input impedance and is therefore more suited for probing signals generated by electrical elements. The measurements obtained by this probe are similar to those of the Signal Probe (SP). For more information on that, please refer to the SP component in this chapter. Netlist FormVP:Name n1 Netlist ExampleVP:My_vp 1
HFSS视频教程 ADS视频教程 CST视频教程 Ansoft Designer 中文教程 |
Copyright © 2006 - 2013 微波EDA网, All Rights Reserved 业务联系:mweda@163.com |